Job Description
Planning and Executing project deliverables on time to meet exacting standards and requirements of customers.
Top level design and architecting of product solutions.
Providing technical leadership while leading a team of engineers.
Ensuring international industry standards in the product design and development.
Must be a Bachelors / Masters in Electronics / VLSI / Microelectronics.
Must have 8 years total experience in front end ASIC design (using Verilog / VHDL)
Experience in development of IPs relating to USB 2.0 (Host and device )
Experience in validation of IP using FPGA at board level
Exposure to design and development of bus interfaces such as AHB , and PCI
Exposure to verification languages (such as VERA , SPECMAN) and functional modeling is desirable
Awareness of industry standards in IP design and working knowledge of Synthesis tools (such as Synopsys Design Compiler is desirable
Knowledge of datacom protocols would be an added advantage
Experience in leading a team of engineers is a must.
,
Skills Required
Source
No comments:
Post a Comment